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Single-electron charging effects are observed at room temperature in single Si nanochains. The
nanochains, grown by thermal evaporation of SiO solid sources, consist of a series of Si
nanocrystals 10 nm in diameter, separated by SiO2 regions. Multiple step Coulomb staircase
current-voltage characteristics are observed at 300 K in devices using single, selected, nanochains.
The characteristics are investigated using a model where the nanochain forms a multiple tunnel
junction. The single-electron charging energy for a nanocrystal within the multiple-tunnel junction
is EC=e2 /2Ceff0.32 eV, 12kBT at 300 K. © 2008 American Institute of Physics.
DOI: 10.1063/1.2887988
Grown silicon nanowires SiNWs and nanochains are
among the most promising materials for the development of
nanometer-scale electronic devices fabricated by material
synthesis.1,2 These nanostructures can, in principle, form
building blocks to assemble nano-devices in a “bottom-up”
approach, removing the need for high-resolution
lithography.3 SiNWs 10 nm or less in diameter and
1 m in length and Si nanochains consisting of a series of
10 nm diameter Si nanocrystals SiNCs separated by nar-
row SiO2 regions, may be prepared by chemical vapour
deposition4 or by thermal evaporation of solid sources.2 At
present, most research work has investigated single crystal
SiNWs, aiming at realizing nanoscale field-effect transistors
and devices for circuit application.3,5,6 In contrast, there is
comparatively little work on the electrical properties of Si
nanochains.
The morphology of Si nanochains suggests that they
may form a one-dimensional array of nanoscale islands the
SiNCs isolated by tunnel barriers the SiOx regions, raising
the possibility of single-electron and quantum confinement
effects7 in the SiNCs. Single-electron effects require that the
island charging energy for one electron, EC=e2 /2CkBT,
where C is the island capacitance and the measurement tem-
perature is T. The 10 nm scale of the SiNC islands in Si
nanochains suggests that C may be 1 aF or less and T may
be raised to room temperature, raising the possibility of the
bottom-up fabrication of room-temperature single-electron
devices.
Single-electron transistors SETs operating at RT have
been fabricated using a “top-down” nanolithographic ap-
proach, with islands 10 nm or less in size.8–11 Other RT
SETs have used a combination of nanolithography and
nanoscale material structure, e.g., a nanotextured thin film12
or a nanocrystalline Si thin film,13 to define the islands. SETs
have been fabricated in single crystal SiNWs formed by a
chemical vapor deposition reaction,5 however, the maximum
operating temperature was less than 30 K. In these de-
vices, the tunnel barriers were defined by the contacts to the
SiNW. The 100–400 nm SiNW section between the con-
tacts, lithographically defined by the contacts, behaved as a
single quantum dot with capacitance C10 aF, too large for
RT single-electron charging. In measurements of large
bundles of SiNWs and nanochains,14 a “Coulomb staircase”7
current-voltage I-V characteristic was observed at RT at-
tributed to single-electron effects in SiNCs within the
bundle. However, the large number of SiNWs and
nanochains in the bundle complicates detailed analysis of the
results.
In this paper, we characterize a single Si nanochain de-
vice and report the observation of strong single-electron ef-
fects at RT. Our nanochains, prepared by thermal evaporation
of SiO, consist of SiNCs 10 nm in diameter, separated by
narrow SiO2 regions. Ti /Al contacts are fabricated to se-
lected nanochains to create single nanochain devices. Each
nanochain “naturally” defines a multiple-tunnel
junction7,11,15,16 MTJ and both the islands the SiNCs and
the tunnel barriers the SiO2 regions are defined completely
by the nanochain morphology. Single-electron charging in
the MTJ leads to multiple step Coulomb staircase character-
istics at 300 K. The single-electron charging energy for a
nanocrystal within the MTJ is EC=e2 /2Ceff0.32 eV
12kBT at 300 K.
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The Si nanochains were synthesised by thermal evapo-
ration of a SiO powder solid source 99.99% purity at
1400 °C in a quartz tube furnace.17 Ar gas carried the vapour
through the tube. Undoped SiNWs were synthesized in a
cooler part of the furnace at 900–950 °C. Depending on the
growth conditions, 50%–90% of the SiNWs formed
nanochains, with SiNCs separated by SiO2 “necks.” Figure
1a shows a transmission electron micrograph of nanochains
grown at an ambient pressure of 800 mbars, dispersed on a
copper grid from isopropyl alcohol IPA solution. In differ-
ent nanochains, the SiNC diameter varies from 10 to
30 nm and the separation varies from 15 to 40 nm. The
SiNC marked “A” has a diameter of 12 nm. A thin SiO2
layer, 1–3 nm thick, exists on the SiNC outer surface. The
width of the necks varies from approximately the diameter of
the SiNCs to well below this value.
The number of SiNC in a given nanochain depends on
the length of the SiO2 necks between the SiNCs. It is pos-
sible to control this length by controlling the ambient pres-
sure in the furnace tube during growth.2,17 In investigations
of the nanochain formation process,17 we find that as the
ambient pressure is increased from 400 to 800 mbars, SiNW
and nanochains of different morphologies are deposited. At
400 mbars, in different nanochains, the length of the SiO2
necks can vary from 20 nm to several hundred nanometres.
In contrast, at 800 mbars, the majority of the deposited ma-
terial consists of uniform SiNWs and the percentage of
nanochains in the material is small. In these nanochains, the
SiO2 necks are only a few nanometers in length. At interme-
diate pressures, intermediate values of SiO2 neck length pre-
dominate. If the neck lengths are 20 nm or greater; they
form highly resistive tunnel barriers and the nanochains tend
not to conduct. In contrast, neck lengths of 10 nm or less
lead to conducting nanochains, suitable for single-electron
applications. In a particular device, the number of SiNCs
and the corresponding MTJ length between the source and
drain contacts may be controlled by selecting a nanochain
with a suitable neck length and then by choosing a suitable
source-drain contact separation.
The Si nanochain devices were fabricated by defining
Ti /Al contacts to selected single nanochains, using electron-
beam e-beam lithography in polymethyl methacrylate re-
sist. Figure 1b shows a schematic of the device. The de-
vices were defined on silicon-on-insulator SOI material
with an 50 nm thick SiO2 capping layer, grown thermally
on the top-Si layer of the SOI material. The top-Si layer,
300 nm thick and doped n type to a concentration of 1
1019 /cm3, formed a conducting back plane for the device,
with the potential to form a back gate. Initially, an array of
Cr /Au alignment marks was fabricated by e-beam lithogra-
phy on the SiO2 capping layer. Next, hexamethyldisilizane
vapor treatment of the surface was used as an adhesion pro-
moter for the nanochains. Nanochain material from the fur-
nace, dissolved in IPA 0.1 mg /3 ml IPA using ultrasonic
tip agitation, was then spun onto the sample at 5000 rpm.
Figure 1c shows a scanning electron micrograph SEM of
a slightly thicker 20 nm wide nanochain where the mean
separation between nanocrystal centres is 28 nm and the
standard deviation is 4.5 nm, a variation of 16%. Indi-
vidual nanochains were then selected with reference to the
alignment marks, by scanning electron microscope inspec-
tion. Finally, 20 nm Ti /75 nm Al contacts were evaporated
on to the nanochain, after wet etching of the SiO2 layer
around the nanochain in the contact regions. Ti /Al contacts
can form better contacts to silicon nanowires.3 Furthermore,
as our nanochains are undoped and high resistance tunnel
barriers exist within the nanochains at the SiO2 necks, the
total resistance of the device is likely to be dominated by the
nanochain rather than the contacts. Following device fabri-
cation, the I-V characteristics of the devices were measured
in vacuum, at 10−6 mbar. Figure 1d shows a scanning
electron micrograph of a device with a source-drain separa-
tion of 300 nm. The micrograph was obtained after elec-
trical measurement of this device.
Figure 2a shows the drain current ID, the source current
IS, and the back-plane current IB versus the drain-source volt-
age VDS, in a nanochain device device A at 300 K. The
back-plane voltage VB=0 V. The source-drain separation in
this case was 180 nm, the nanochain width was 20 nm,
and there were seven SiNCs along the nanochain. The cur-
rent ID increases in a stepwise manner with VDS steps
marked with arrows, forming a Coulomb staircase.7,15 IS
stepped by 10 pA and ID are seen to be similar. The leak-
age current to the back plane, IB remains within the noise
level, 0.1 pA. The values of ID, IS, and IB confirm that the
current flows through the nanochain and not via the back
plane. ID is low because of the small size and undoped nature
of the nanochain.
Figure 2b shows ID plotted on a log scale. Three cur-
rent steps arrowed can be identified in the characteristics, at
approximately 0.45, 1.5, and 3 V. A faint, fourth step may
exist at 4 V clearer in Fig. 2a. The current below the
first step is within the noise level. The threshold voltage for
current flow, VT0.45 V, corresponds to the edge of the
“Coulomb blockade” region.7 Using the back plane as a gate,
it was difficult to measure complete ID versus VDS and VB
characteristics, as ID was not sufficiently stable when VB was
varied.
FIG. 1. a Transmission electron micrograph of Si nanochains, prepared by
thermal evaporation of SiO. The image is slightly underfocused to empha-
size diameter variations. A JEOL 200CX transmission electron microscope
was used. b Schematic of a Si nanochain device. c Scanning electron
micrograph SEM of a Si nanochain deposited on SiO2. d Scanning elec-
tron micrograph of a Si nanochain device.
053705-2 Rafiq et al. J. Appl. Phys. 103, 053705 2008
Downloaded 13 Mar 2008 to 155.198.134.246. Redistribution subject to AIP license or copyright; see http://jap.aip.org/jap/copyright.jsp
Figure 2c shows the ID–VDS Coulomb staircase at
300 K from another device device B, shown in Fig. 1d,
where the source-drain separation was 300 nm. There were
approximately 12 SiNCs in this device. Here, VT0.35 V
and two steps at 1.9 and 3.6 V are visible. The inset of Fig.
2c shows ID plotted on a log scale.
We investigate the Coulomb staircase characteristics in
our devices qualitatively, using single-electron Monte Carlo
simulations.18 We use N junction MTJ circuit to model the
nanochains in our devices Fig. 3a, assuming equal junc-
tion capacitances C and island stray capacitances C0 for sim-
plicity. In our devices, C0 corresponds mainly to the SiNC to
back-plane capacitance. Our observation of a Coulomb stair-
case suggests a strong asymmetry in the junctions along the
MTJ and we include the effect of this by means of a random
variation in the tunnel junction resistances Rn. Such a varia-
tion may be caused by our observed variation in SiNC sepa-
ration. We note that there is also likely to be an associated
variation in C, although we neglect this in our analysis for
simplicity. The variation in C would further increase the MTJ
asymmetry, further improving the Coulomb staircase. It is,
however, likely that Rn varies more with the SiNC separa-
tion, due to the greater sensitivity of the tunnel current to
changes in the tunnel barrier width.
Figure 3b shows the simulation results for device B
solid line, compared to the experimental data open
circles, with ID on a log scale. The inset shows the same
data on a linear scale. In this device, the number of junctions
N=13 is determined by the number of nanocrystals in the
device observed in SEM images. The values of C and C0 are
0.12 and 0.1 aF, respectively, determined by matching the
experimental values of VT0.35 V, and the step positions,
VDS=1.9 and 3.6 V. This gives C=0.12 aF and C0=0.1 aF.
Rn varies randomly within 50% of a mean tunnel resistance
of Rav=8.2 G maximum value: 10 G, minimum value:
4.5 G, in order to reproduce the Coulomb staircase steps.
Figure 3c shows the simulation results for device A, ob-
tained using a similar process. Here, N=8 determined from
an SEM image of the device, C=0.12 aF, and C0=0.12 aF
very similar to Device B, Rav=6 G, and the random
variation in Rn was within 60% of Rav maximum value:
9.4 G, minimum value: 2.8 G. While this simulation re-
produces the step positions in the data, it does not reproduce
the nonlinear increase in current along the staircase, predict-
ing a sharper increase in the current at the first step. Our
simple simulation model does not include the possibility of a
reduction in the tunnel resistances with VDS or a Schottky
barrierlike potential in series with the MTJ.19 In both cases, a
higher resistance would occur at low bias, reducing at higher
bias. This would lead to the increasing current observed in
the data.
We can compare C and C0 to our SiNC size. The total
capacitance connected to a SiNC in device B is CT=2C
FIG. 2. a I-V characteristics of a Si nanochain device device A, measured
at 300 K. IS is offset by 10 pA for clarity. b Log-linear plot of ID-VDS for
device A. c I-V characteristics of a second device device B, measured at
300 K. The inset shows a log-linear plot of ID-VDS for device B.
FIG. 3. a MTJ circuit model for a nanochain. The circuit is used for
single-electron Monte Carlo simulations of our devices. b Simulated solid
line and experimental open circles ID-VDS characteristics of device B, on
log-linear scale. The inset shows these characteristics on a linear scale, with
the simulation data offset by 2 pA for clarity. c Simulated solid line and
experimental open circles ID-VDS characteristics of device A, with the
simulation data offset by 5 pA for clarity.
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+C00.34 aF. We can compare this to the self-capacitance
CS= 4r0ab / b+ar−1 of a sphere of radius a, sur-
rounded by a shell of outer radius b and dielectric constant
r. For a SiO2 shell r=3.9 with b=5 nm, CS=CT
=0.34 aF can be used to obtain the radius of the conducting
core of the SiNC, a=3 nm, and a shell thickness b-a
=2 nm. This is very similar to the SiNCs in the nanochains
in Fig. 1a. However, as the self-capacitance of the SiNC
may be somewhat smaller than 0.34 aF, this implies that a
may be less than 3 nm.
Our MTJ simulations require significant stray capaci-
tance C0 to reproduce both the low observed values of VT
and the wide step widths in the Coulomb staircase. Figure 4
models the effect of increasing C0 from 0 to 1.2C, with all
other parameters similar to the simulation data in Fig. 3c.
As C0 increases, VT reduces and the clarity of the staircase
improves. For C0=0, a high value of VT4 V is observed.
This value corresponds approximately to the sum of
the individual charging energies of the SiNC, i.e.,
VTN−1e /2C=4.6 V.7 In our experiments, removing the
contact to the back plane in a device leads to ID-VDS charac-
teristics similar to the C0=0 curve, supporting a model in-
cluding C0. As C0 increases, a greater proportion of VDS
drops across the first tunnel junction, due to the voltage di-
vider formed by the first junction capacitance C, and the first
stray capacitance C0 parallel with the equivalent capacitance
of the rest of the MTJ.15 The charging energy of the first
junction is then overcome at lower voltages, leading to a
lower onset of current and reduced VT. At C0=1.2C, VT is
reduced to only 0.25 V. Finally, we may estimate the single-
electron charging energy of the SiNCs. For a SiNC in the
center of the MTJ, approximating the two halves of the MTJ
as semi-infinite capacitive networks, the SiNC effective ca-
pacitance is Ceff= C0
2+4CC01/2.7 For device B, we find that
Ceff=0.25 aF and the single-electron charging EC=e2 /2Ceff
0.32 eV12kBT at 300 K. We note that Ceff is lower than
the total capacitance attached to an island, CT=2C+C0
0.34 aF. EC is then higher for a SiNC embedded within a
MTJ, as compared to a single SiNC, leading to an improve-
ment in the Coulomb staircase.
In conclusion, we report single-electron effects at room
temperature in single Si nanochain devices. The nanochains
are prepared by thermal evaporation of SiO and consist of a
series of SiNCs 10 nm in diameter. Single-electron charg-
ing in the MTJ leads to multiple step Coulomb staircase
characteristics at 300 K. The charging energy for a nano-
crystal within the MTJ, EC=e2 /2Ceff0.32 eV12kBT at
300 K.
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